According to a release, the demonstration shows an accelerated Suricata Engine on a Stratix V FPGA developed with the Altera SDK for OpenCL.